United States District Court, S.D. California.

## HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.,

Plaintiff. v. GATEWAY, INC, Defendant. Gateway, Inc, Counterclaim-Plaintiff. v. Hewlett-Packard Development Company L.P. Hewlett-Packard Company and Compaq Information Technologies Group, L.P, Counterclaim-Defendants. Intel Corp, Intervenor. Civil No. 04CV0613-B(LSP)

Dec. 12, 2005.

John Allcock, DLA Piper US, San Diego, CA, for Plaintiff/Counterclaim-Defendants.

Darryl J. Adams, Dean M. Munyon, James D. Smith, Wayne Harding, Dewey Ballantine, W. Bryan Farney, Dechert LLP, Austin, TX, Jonathan D. Baker, Dechert LLP, Mountain View, CA, for Defendant.

#### CLAIM CONSTRUCTION ORDER FOR UNITED STATES PATENT NUMBER 5,596,759

## RUDI M. BREWSTER, Senior District Judge.

Pursuant to Markman v. Westview Instruments, Inc., 517 U.S. 370, 116 S.Ct. 1384, 134 L.Ed.2d 577 (1996), on November 1-3, 2005, the Court conducted a Markman hearing in the above-titled patent infringement action regarding construction of the disputed claim terms for U.S. Patent Number 5,596,759 ("the '759 patent"). Plaintiff Hewlett-Packard Development Company, L.P. ("HP") was represented by the law firm of DLA Piper Rudnick Gray Cary U.S. LLP, Defendant Gateway, Inc. ("Gateway") was represented by the law firm of Dewey Ballantine LLP, and Intervenor Intel Corporation ("Intel") was represented by the law firm of Weil, Gotshal & Manges LLP.

At the Markman hearing, the Court, with the assistance of the parties, analyzed the claim terms in order to prepare jury instructions interpreting the pertinent claims at issue in the '759 patent. Additionally, the Court prepared a case glossary for terms found in the claims and the specification for the '759 patent considered to be technical in nature which a jury of laypersons might not understand clearly without specific definition.

After careful consideration of the parties' arguments and the applicable statutes and case law, the Court **HEREBY CONSTRUES** the claims in dispute in the '759 patent and **ISSUES** the relevant jury instructions as written in Exhibit A, attached hereto. Further, the Court **HEREBY DEFINES** all pertinent technical terms as written in Exhibit B, attached hereto.

#### IT IS SO ORDERED.

## EXHIBIT A FN1

#### UNITED STATES PATENT NUMBER 5,596,759-CLAIM CHART

| VERBATIM CLAIM<br>LANGUAGE  | COURTS CONSTRUCTION  |
|---|--|
| Claim 1   |  |
| 1. A method of initializing a<br>multi-processor computer<br>system, the multi-processor<br>computer system including at<br>least two processors, one of<br>which is considered a<br>primary processor during | 1. A method of initializing a multi-processor computer system, the multi-<br>processor computer system including at least two <i>processors</i> , [ <i>circuitry that</i><br><i>has the ability to fetch, decode, and execute instructions and to transfer</i><br><i>information to and from other resources over the computer's main data</i><br><i>transfer path, the bus</i> ] one of which is considered a <i>primary processor</i> [ <i>the</i><br><i>processor that performs a complete initialization, among other things</i> ] during<br><i>initialization</i> [ <i>the process by which the computer system is made ready for</i><br><i>use</i> ], <i>said processors being powered up together</i> [ <i>power is supplied to both</i><br><i>processors at the same time</i> ]; <i>common peripherals</i> [ <i>hardware devices, other</i><br><i>than the computer (processor, memory, and data paths), such as a hard disk</i><br><i>drive or printer, that can be accessed by both processors</i> ]; and a <i>common</i><br><i>storage element</i> [ <i>a device that stores data and that can be accessed by both</i><br><i>processors</i> ] which stores <i>initialization code</i> [ <i>computer code used to start up</i><br><i>the computer system</i> ] used during start up of the computer system, the<br><i>common storage element</i> being common to each processors, <i>the initialization</i><br><i>code having processor and common peripherals</i> ], the method comprising the<br>steps of: |
| (a) each processor executing  | (a) each processor executing initialization code stored in the common storage  |
| initialization code stored in   | <i>element</i> [ each processor executes <i>initialization code</i> stored in the designated device that stores data and that can be accessed by both <i>processors</i> ];   |
| (b) each processor<br>performing processor<br>initialization code to<br>initialize itself; and  | (b) each processor <i>performing</i> [ <i>executing</i> ] processor <i>initialization code</i> to initialize itself; and   |
| (c) each processor<br>determining if it is the<br>primary processor and<br>performing common<br>peripheral initialization code  | (c) each processor determining if it is the <i>primary processor</i> and <i>performing</i> common peripheral <i>initialization code</i> only if it is said <i>primary processor</i> .  |

| only if it is said primary                   |  |
|--|--|
| only if it is said primary                   |  |
| processor.                                   |  |
|  |  |
|  | The method of claim 1, further comprising the steps of:  |
| comprising the steps of:                     |  |
|  | applying and releasing a <i>system reset</i> [ <i>a signal that causes the</i>   |
| · ·  | em to return to the state it would be in if the power were turned off  |
|  | then on again ] to the multiprocessor computer system before   |
|  | is (a)-(c), the system reset causing all but one of said processors to   |
|  | restrained [ held in an inactive state ]; and  |
|  | said <i>primary processor</i> causing each other <i>processor</i> to be  |
| 1  | ased.  |
| Claim 7                                      |  |
| 7. The method of claim 6, wherein the mu     | Ilti- 7. The method of claim 6, wherein the multi processor  |
| processor computer system further includ     | es computer system further includes an <i>active processor</i>   |
| an active processor identifying value, the   | identifying value [ the value that indicates which one of the  |
| method further including the steps of:       | processors, if any, is currently active ], the method further  |
|  | including the steps of:  |
| (j) each processor acquiring the active      | (j) each processor acquiring the <i>active processor identifying</i>   |
| processor identifying value; and             | value; and   |
| (k) each processor selecting a portion of    | said (k) each processor selecting a portion of said <i>initialization</i>  |
| initialization code to execute based on the  |  |
| active processor identifying value,          | value,   |
| wherein each processor is identified as a    | wherein each processor is identified as a primary or secondary   |
| primary or secondary processor, and          | processor, and   |
| wherein each processor identified as a       | wherein each processor identified as a <i>primary processor</i>  |
| primary processor initializes the common     |  |
|  | as a identified as a secondary processor does not initialize the   |
| secondary processor does not initialize th   |  |
| common peripherals.                          |  |
| Claim 8                                      |  |
| 8. The method of claim 6, wherein the        | 8. The method of claim 6, wherein the multiprocessor computer  |
| multi-processor computer system further      | system further includes a main memory for storing <i>redirection</i>   |
| includes a main memory for storing           | vectors [ an address obtained from a memory location that  |
| redirection vectors and wherein step (i)     | directs the processor to a new memory location containing  |
| further comprises the steps of:              | <i>code to be executed</i> ] and wherein step (i) further comprises the  |
| further comprises the steps of.              | steps of:  |
| (1) said primary processor writing an        | (1) said <i>primary processor</i> writing an address into a <i>redirection</i>   |
| address into a redirection vector location   |  |
|  | <b>J J L</b> J   |
| main memory, said address pointing to a      | where a redirection vector is stored ], said address pointing to a starting address of a portion of said initialization code not |
| starting address of a portion of said        | starting address of a portion of said <i>initialization code</i> not   |
| initialization code not causing the commo    | on causing the <i>common peripherals</i> to be initialized; and  |
| peripherals to be initialized; and           |  |
| (m) said primary processor causing each      | (m) said <i>primary processor</i> causing each other processor to be   |
| other processor to be released after setting |  |
| the redirection vector.                      | address of code to be executed in the redirection vector   |

|   | location  | ].   |
|---|---|--|
| <i>Claim 11</i><br>11. A multiprocessor computer system,  | 11. A multi   | processor computer system, comprising:   |
| comprising:   |   | processor compared systems, comprising.  |
| at least two processors, one of which is at leas  |   | processors, one of which is considered a primary<br>uring initialization, said processors being powered up   |
| a common storage element containing<br>processor executable initialization code<br>used during start-up of the computer<br>system, the common storage element<br>being common to each processor, said<br>initialization code having processor and<br>common peripheral initialization code; | <i>initializatio</i><br>the <i>common</i><br>said <i>initializ</i><br><i>initializatio</i><br><i>capable of i</i> | storage element containing processor executable<br><i>n code</i> used during start-up of the computer system,<br><i>n storage element</i> being common to each processor,<br><i>zation code having processor and common peripheral</i><br><i>n code</i> [ the initialization code has a section that is<br><i>initializing processors and a section that is capable of</i><br><i>common peripherals</i> ]; |
| a common peripheral including a hard disk;  |   | peripheral including a hard disk;  |
| wherein said initialization code when<br>executed by said processors causes said<br>processors to perform the steps of:   |   | d <i>initialization code</i> when executed by said <i>processors processors</i> to perform the steps of:   |
| (a) each processor executing said   | common sto<br>code stored   | <b>pcessor executing said initialization code stored in the</b><br><b>prage element</b> [ each processor executes <b>initialization</b><br>in the designated device that stores data and that can<br>by both <b>processors</b> ];  |
| (b) each processor performing said<br>processor initialization code to initialize<br>itself; and  |   | ocessor performing said processor initialization code to   |
| primary processor and performing said<br>common peripheral initialization code<br>only if it is said primary processor.   | performing  | becessor determining if it is the <i>primary processor</i> and said common peripheral <i>initialization code</i> only if it is <i>y processor</i> .  |
| Claim 16  |   |  |
| said processors causes said processors to further   |   | 16. The multiprocessor computer system of claim 11, wherein said <i>initialization code</i> when executed by said <i>processors</i> causes said <i>processors</i> to further perform the steps of:   |
| (h) applying and releasing a system reset to the multiprocessor computer system before steps (a)-(c), the system reset causing all but one of said  |   | (h) applying and releasing a <i>system reset</i> to the multiprocessor computer system before steps (a)-(c), the <i>system reset</i> causing all but one of said <i>processors</i> to be <i>restrained;</i> and  |
| (i) said primary processor causing each other processor to be released.   |   | (i) said <i>primary processor</i> causing each other <i>processor</i> to be released.  |
| <i>Claim 17</i><br>17. The multiprocessor computer system of claim<br>16, wherein the multi-processor computer system<br>further includes an active processor identifying   |   | 17. The multiprocessor computer system of claim 16, wherein the multi-processor computer system further includes an <i>active processor identifying value</i> and  |

| value and wherein said initialization code when        | wherein said <i>initialization code</i> when executed by said    |
|--|--|
| executed by said processors causes said processors to  | processors causes said processors to further perform             |
| further perform the steps of:                          | the steps of:  |
| (j) each processor acquiring the active processor      | (j) each processor acquiring the <i>active processor</i>         |
| identifying value; and                                 | <i>identifying value;</i> and                                    |
| (k) each processor selecting a portion of said         | (k) each processor selecting a portion of said                   |
| initialization code to execute based on the active     | <i>initialization code</i> to execute based on the <i>active</i> |
| processor identifying value,                           | processor identifying value,                                     |
| wherein each processor is identified as a primary or   | wherein each processor is identified as a primary or             |
| secondary processor, and                               | secondary processor, and   |
| wherein each processor identified as a said primary    | wherein each processor identified as a said <i>primary</i>       |
| processor initializes the common peripherals and       | processor initializes the common peripherals and each            |
| each processor identified as a secondary processor     | processor identified as a secondary processor does not           |
| does not initialize the common peripherals.            | initialize the <i>common peripherals</i> .                       |
| Claim 18   |  |
| 18. The multiprocessor computer system of claim 16     | , 18. The multiprocessor computer system of claim 16,            |
| wherein the multi-processor computer system further    | r wherein the multi-processor computer system further            |
| includes a main memory for storing redirection         | includes a main memory for storing <i>redirection</i>            |
| -  | e vectors and wherein step (i) of said initialization code       |
| when executed by said processors causes said           | when executed by said <i>processors</i> causes said              |
| processors to further perform the steps of:            | <i>processors</i> to further perform the steps of:               |
| (1) said primary processor writing an address into a   | (1) said <i>primary processor writing an address</i> into a      |
| redirection vector location of main memory, said       | redirection vector location of main memory, said                 |
| address pointing to a starting address of a portion of | address pointing to a starting address of a portion of           |
| said initialization code not causing the common        | said <i>initialization code</i> not causing the <i>common</i>    |
| peripherals to be initialized; and                     | <i>peripherals</i> to be initialized; and                        |
| (m) said primary processor causing each other          | (m) said <i>primary processor</i> causing each other             |
| processor to be released after setting the             | processor to be released after setting the redirection           |
| redirection vector.                                    | vector.  |
|  |  |

## EXHIBIT B

# UNITED STATES PATENT NUMBER 5,596,759-GLOSSARY OF TERMS

| TERM  | DEFINITION   |
|---|--|
| Active processor identifying value  | the value that indicates which one of the processors, if any, is currently active  |
| Common peripherals  | hardware devices, other than the computer (processor, memory, and data paths), such as a hard disk drive or printer, that can be accessed by both processors |
| Common storage element  | a device that stores data and that can be accessed by both processors  |
| Each processor executing<br>initialization code stored in the<br>common storage element | each processor executes initialization code stored in the designated<br>device that stores data and that can be accessed by both processors                  |
| Each processor executing said initialization code stored in the                         | each processor executes initialization code stored in the designated device that stores data and that can be accessed by both processors                     |

| common storage element                    |  |
|---|--|
| Initialization                            | the process by which the computer system is made ready for use   |
| Initialization code                       | computer code used to start up the computer system   |
| Initialization code having                | the initialization code has a section that is capable of initializing  |
| processor and common peripheral           | processors and a section that is capable of initializing common  |
| initialization code                       | peripherals  |
| Performing                                | executing  |
| Primary processor                         | the processor that performs a complete initialization, among other things  |
| Processors                                | circuitry that has the ability to fetch, decode, and execute<br>instructions and to transfer information to and from other resources<br>over the computer's main data-transfer path, the bus |
| <b>Redirection vectors</b>                | an address obtained from a memory location that directs the<br>processor to a new memory location containing code to be executed   |
| <b>Redirection vector location of</b>     | a location in main memory where a redirection vector is stored   |
| main memory                               |  |
| Restrained                                | held in an inactive state  |
| Said processors being powered up together | power is supplied to both processors at the same time  |
| Setting the redirection vector            | storing the address of code to be executed in the redirection vector location  |
| System reset                              | a signal that causes the system to return to the state it would be in if<br>the power were turned off and then on again  |
| The initialization code having            | the initialization code has a section that is capable of initializing  |
| processor and common peripheral portions  | processors and a section that is capable of initializing common peripherals  |

FN1. All terms appearing in bold face type and underlined have been construed by the court and appear with their definitions in the glossary in Exhibit B. The definition for each construed term appears in italics after its first use in the patent.

S.D.Cal.,2005. Hewlett-Packard Development Company, L.P. v. Gateway, Inc.

Produced by Sans Paper, LLC.