

United States District Court,  
S.D. California.

**HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.,**  
Plaintiff.

v.

**GATEWAY, INC,**  
Defendant.

**Gateway, INC,**  
Counterclaim-Plaintiff.

v.

**Hewlett-Packard Development Company L.P., Hewlett-Packard Company and Compaq Information Technologies Group, L.P,**  
Counterclaim-Defendants.

Civil No. 04CV0613-B(LSP)

**Jan. 26, 2005.**

John Allcock, DLA Piper US, San Diego, CA, for Plaintiff/Counterclaim-Defendants.

Darryl J. Adams, Dean M. Munyon, James D. Smith, Wayne Harding, Dewey Ballantine, Austin, TX, Jonathan D. Baker, Dechert LLP, Mountain View, CA, W. Bryan Farney, Dechert LLP, Austin, TX, for Defendant.

**CLAIM CONSTRUCTION ORDER FOR UNITED STATES PATENT NUMBER 5,353,415**

**RUDI M. BREWSTER, District Judge.**

Pursuant to *Markman v. Westview Instruments, Inc.*, 517 U.S. 370, 116 S.Ct. 1384, 134 L.Ed.2d 577 (1996), on January 11-13, 2005, the Court conducted a *Markman* hearing in the above-titled patent infringement action regarding construction of the disputed claim terms for U.S. Patent Number 5,353,415 ("the '415 patent"). Plaintiff Hewlett-Packard Development Company, L.P. ("HP") was represented by the law firm of DLA Piper Rudnick Gray Cary U.S. LLP, and Defendant Gateway, Inc. ("Gateway") was represented by the law firm Dewey Ballantine LLP.

At the *Markman* hearing, the Court, with the assistance of the parties, analyzed the claim terms in order to prepare jury instructions interpreting the pertinent claims at issue in the '415 patent. Additionally, the Court prepared a case glossary for terms found in the claims and the specification for the '415 patent considered to be technical in nature which a jury of laypersons might not understand clearly without specific definition.

After careful consideration of the parties' arguments and the applicable statutes and case law, the Court **HEREBY CONSTRUES** the claims in dispute in the '415 patent and **ISSUES** the relevant jury instructions

as written in Exhibit A, attached hereto. Further, the Court **HEREBY DEFINES** all pertinent technical terms as written in Exhibit B, attached hereto.

**IT IS SO ORDERED.**

*EXHIBIT A*

*UNITED STATES PATENT NUMBER 5.353.415-CLAIM CHART*

VERBATIM CLAIM LANGUAGE	COURT'S CLAIM CONSTRUCTION
<b>Claim 1</b>	
A computer system which performs concurrent bus cycle operations, comprising:	A computer system which performs <i>concurrent bus cycle operations</i> [ <i>bus transactions occurring or pending on two or more buses at least partially at the same time</i> ], comprising:
a host bus;	a <i>host bus</i> [ <i>processor/memory bus, to which one or more CPU boards are coupled</i> ];
an expansion bus coupled to said host bus;	an <i>expansion bus</i> [ <i>bus that enables the expansion of a computer by providing an interface to devices</i> ] coupled to said host bus;
expansion bus memory coupled to said expansion bus, said expansion bus memory storing data;	<i>expansion bus memory</i> [ <i>a memory device situated on the expansion bus where information can be stored and retrieved</i> ] coupled to said expansion bus, said expansion bus memory storing data;
a processor;	a <i>processor</i> [ <i>the control unit of a computer</i> ];
a cache system coupled to said processor and to said host bus, said cache system including a cache controller and cache memory, wherein said cache controller snoops said host bus when said cache controller does not control said host bus and generates write-back cycles when a snoop hit occurs to a dirty line in said cache memory, wherein said cache controller generates expansion bus read cycles when said processor requests data residing in said expansion bus memory that does not reside in said cache memory;	a <i>cache system coupled to said processor and to said host bus</i> [ <i>a cache memory subsystem coupled to the processor and the host bus</i> ], said cache system including a <i>cache controller</i> [ <i>a device that, among other things, manages operation of the cache memory</i> ] and <i>cache memory</i> [ <i>a small amount of very fast, zero wait state memory that is used to stored frequently used code and data</i> ], wherein said cache controller <i>snoops</i> [ <i>monitors a bus for data requests and data writes directed to other devices on that bus</i> ] said host bus when said cache controller does not control said host bus and generates <i>write-back cycles</i> [ <i>bus transactions to provide updated data from the cache memory to the corresponding location in main memory and the requesting device</i> ] when a snoop hit occurs to a <i>dirty line</i> [ <i>data in a cache memory that has been modified but not yet updated in the corresponding main memory location(s)</i> ] in said cache memory wherein said cache controller generates expansion bus read cycles when said processor requests data residing in said expansion bus memory that does not reside in said cache memory;

cycle generation means coupled to said cache system and said host bus for generating an expansion bus read cycle after said processor requests data residing in said expansion bus memory that does not reside in said

cycle generation means coupled to said cache system and said host bus for generating an expansion bus read cycle after said processor requests data residing in said expansion bus memory that does not reside in said cache memory;

cache memory;

**Means-plus-function claim:**

The function of this limitation is: *generating an expansion bus read cycle after said processor requests data residing in said expansion bus memory that does not reside in said cache memory.*

	The structure disclosed to perform this function is: <i>EISA Bus Controller (EBC 40).</i>
a bus master coupled to said host bus which generates cycles onto said host bus which must be snooped by said cache controller; and	a <i>bus master</i> [ <i>a device capable of controlling the bus</i> ] coupled to said host bus which generates cycles onto said host bus which must be snooped by said cache controller; and
an expansion bus controller coupled between said host bus and said expansion bus which latches the address of said expansion bus read cycle and obtains said requested data from said expansion bus memory, wherein said expansion bus controller obtains said requested data concurrently with said cache controller snooping said bus master host bus cycle.	an <i>expansion bus controller</i> [ <i>a device that interfaces the expansion bus and the host bus</i> ] coupled between said host bus and said expansion bus which <i>latches</i> [ <i>stores</i> ] the address of said expansion bus read cycle and obtains said requested data from said expansion bus memory, wherein said expansion bus controller obtains said requested data concurrently with said cache controller snooping said bus master host bus cycle.
<b>Claim 2</b>	
The computer system of claim 1, wherein when said bus master host bus cycle causes a snoop hit to a dirty line in said cache memory, said cache controller performs a write-back cycle on said host bus concurrently with said expansion bus controller obtaining said requested data.	The computer system of claim 1, wherein when said bus master host bus cycle causes a snoop hit to a dirty line in said cache memory, said cache controller performs a write-back cycle on said host bus <i>concurrently</i> [ <i>at least partially at the same time</i> ] with said expansion bus controller obtaining said requested data.
<b>Claim 4</b>	
A computer system which performs concurrent bus cycle operations, comprising:	A computer system which performs concurrent bus cycle operations, comprising:
a host bus;	a host bus;
a processor coupled to said host bus;	a processor coupled to said host bus;
a plurality of processor ports storing data;	a plurality of processor ports storing data;
a local I/O bus coupled between said processor and said processor ports;	a <i>local I/O bus</i> [ <i>an input/output bus, separate from the host bus, that transfers data between the processor and processor ports without using the host bus</i> ] coupled between said processor and said processor ports;
a cache system coupled between said local I/O bus and said processor and further coupled between said processor and said host bus, said cache system including a cache controller and cache	a cache system coupled between said local I/O bus and said processor and further coupled between said processor and said host bus, said cache system including a cache controller and cache memory, wherein said cache controller snoops said host bus when said cache controller does not control said host bus and generates

<p>memory, wherein said cache controller snoops said host bus when said cache controller does not control said host bus and generates write-back cycles when a snoop hit occurs to a dirty line in said cache memory;</p>	<p>write-back cycles when a snoop hit occurs to a dirty line in said cache memory;</p>
---	--

<p>cycle generation means coupled to said cache system and said local I/O bus for generating a local I/O cycle after said processor writes or reads data to or from one of said processor ports that does not reside in said cache memory; and</p>	<p>cycle generation means coupled to said cache system and said local I/O bus for generating a local I/O cycle after said processor writes or reads data to or from one of said processor ports that does not reside in said cache memory; and</p>
--	--

**Means-plus-function claim:**

The function of this limitation is: *generating a local I/O cycle after said processor writes or reads data to or from one of said processor ports that does not reside in said cache memory.*

	<p>The structure disclosed to perform this function is: <i>local I/O control logic 140 found in Fig. 3, plus Fig. 4A as it relates to states LIO0, LI02-7, and transitions to and from those states, and col. 10, line 48-col. 14, line 20, as it relates to states LIO0, LI02-7, and transitions to and from those states.</i></p>
--	---

<p>a bus master coupled to said host bus which generates cycles onto said host bus which must be snooped by said cache controller; and</p>	<p>a bus master coupled to said host bus which generates cycles onto said host bus which must be snooped by said cache controller; and</p>
--	--

<p>wherein said cache controller snoops said bus master host bus cycle approximately concurrently with said cycle generating means generating said local I/O cycle.</p>	<p>wherein said cache controller snoops said bus master host bus cycle approximately concurrently with said cycle generating means generating said local I/O cycle.</p>
---	---

**Claim 5**

<p>The computer system of claim 4, wherein said processor generates a processor cycle to said cache system concurrently with said cache controller snooping said bus master host bus cycle and said cycle generating means generating said local I/O cycle.</p>	
---	--

<p>The computer system of claim 4, wherein said processor generates a <i>processor cycle to said cache system [ a bus transaction between the processor and the cache system ]</i> concurrently with said cache controller snooping said bus master host bus cycle and said cycle</p>	
---	--

generating means generating said local I/O cycle.	
<b>Claim 6</b>	
The computer system of claim 4, wherein said local I/O cycle is a postable write cycle writing data to one of said processor ports, the computer system further comprising:	The computer system of claim 4, wherein said local I/O cycle is a <i>postable write cycle</i> [ <i>a write transaction to a destination device that passes through an intermediary device, where the intermediary device stores the address and data and returns a ready signal, with the expectation that the intermediary device will initiate a transaction to complete the write operation to the destination device</i> ] writing data to one of said processor ports, the computer system further comprising:
a data buffer coupled between said cache memory and said processor ports which receives said write data from said cache memory; and	a data buffer coupled between said cache memory and said processor ports which receives said write data from said cache memory; and
wherein said cache controller snoops said bus master host bus cycle concurrently with said cache memory providing said write data to said data buffer.	wherein said cache controller snoops said bus master host bus cycle concurrently with said cache memory providing said write data to said data buffer.
<b>Claim 7</b>	
A method for performing concurrent operations in a computer system comprising a host bus; a processor coupled to the host bus; a bus master coupled to the host bus; a cache system coupled between the host bus and the processor, the cache system including a cache controller that snoops host bus cycles when said cache controller does not control said host bus and performs write back cycles when a snoop hit occurs to a dirty line in said cache memory an expansion bus coupled to the host bus; an expansion bus controller coupled between said host bus and said expansion bus; and cache interface logic which generates cache controller cycles into said host bus, the method comprising:	A method for performing concurrent operations in a computer system comprising a host bus; a processor coupled to the host bus; a bus master coupled to the host bus; a cache system coupled between the host bus and the processor, the cache system including a cache controller that snoops host bus cycles when said cache controller does not control said host bus and performs write-back cycles when a snoop hit occurs to a dirty line in said cache memory an expansion bus coupled to the host bus; an expansion bus controller coupled between said host bus and said expansion bus; and <i>cache interface logic</i> [ <i>a logic circuit that provides an interface between the cache controller and the host bus, and initiates host bus transactions for the cache controller</i> ] which generates cache controller cycles into said host bus, the method comprising;
a) the cache controller generating an expansion bus read cycle including an address of requested data;	a) the cache controller generating an expansion bus read cycle including an address of requested data;
b) the cache interface logic latching said address;	b) the cache interface logic latching said address;
c) the cache interface logic presenting said address onto the host bus after step	c) the cache interface logic <i>presenting said address onto the host bus</i> [ <i>placing the address of the data to be read from the expansion</i>

b);	<i>bus memory onto the address line(s) of the host bus ] after step b);</i>
d) the expansion bus controller latching said expansion bus read cycle address after step c);	d) the expansion bus controller latching said expansion bus read cycle address after step c);
e) the bus master performing a host bus cycle that is required to be snooped by the cache controller	e) the bus master performing a host bus cycle that is required to be snooped by the cache controller
f) the expansion bus controller performing expansion bus cycles to obtain the requested data after step d); and	f) the expansion bus controller performing expansion bus cycles to obtain the requested data after step d); and
g) the cache controller snooping said bus master host bus cycle concurrently with step f).	g) the cache controller snooping said bus master host bus cycle concurrently with step f).
<b>Claim 8</b>	
The method of claim 7, further comprising:	The method of claim 7, further comprising:
h) the cache controller completing snooping said bus master host bus cycle after step g);	h) the cache controller completing snooping said bus master host bus cycle after step g);
I) the expansion bus controller presenting said requested data onto the host bus; and	I) the expansion bus controller presenting said requested data onto the host bus; and
j) the cache controller obtaining said requested data from the host bus after step I).	j) the cache controller obtaining said requested data from the host bus after step I).

## **EXHIBIT B**

### **GLOSSARY OF TERMS**

<b>TERM</b>	<b>DEFINITION</b>
<i>bus</i>	set of hardware lines (wires) used for data transfer among the components of a computer system
<i>bus master</i>	a device capable of controlling the bus
<i>cache controller</i>	a device that, among other things, manages operation of the cache memory
<i>cache interface logic</i>	a logic circuit that provides an interface between the cache controller and the host bus, and initiates host bus transactions for the cache controller
<i>cache memory</i>	a small amount of very fast, zero wait state memory that is used to stored frequently used code and data
<i>cache system coupled to said processor and to said host bus</i>	a small amount of very fast, zero wait state memory that is used to stored frequently used code and data
<i>concurrent bus cycle operations</i>	bus transactions occurring or pending on two or more buses at least partially at the same time

<b><i>concurrently</i></b>	at least partially at the same time
<b><i>dirty line</i></b>	data in a cache memory that has been modified but not yet updated in the corresponding main memory location(s)
<b><i>expansion bus</i></b>	bus that enables the expansion of a computer by providing an interface to devices
<b><i>expansion bus controller</i></b>	a device that interfaces the expansion bus and the host bus
<b><i>expansion bus memory</i></b>	a memory device situated on the expansion bus where information can be stored and retrieved
<b><i>host bus</i></b>	processor/memory bus, to which one or more CPU boards are coupled
<b><i>latches</i></b>	stores
<b><i>local I/O bus</i></b>	an input/output bus, separate from the host bus, that transfers data between the processor and processor ports without using the host bus
<b><i>postable write cycle</i></b>	a write transaction to a destination device that passes through an intermediary device, where the intermediary device stores the address and data and returns a ready signal, with the expectation that the intermediary device will initiate a transaction to complete the write operation to the destination device
<b><i>presenting said address onto the host bus</i></b>	placing the address of the data to be read from the expansion bus memory onto the address line(s) of the host bus
<b><i>processor</i></b>	the control unit of a computer
<b><i>processor cycle to said cache system</i></b>	bus transaction between the processor and the cache system
<b><i>snoops</i></b>	monitors a bus for data requests and data writes directed to other devices on that bus
<b><i>write-back cycles</i></b>	bus transactions to provide updated data from the cache memory to the corresponding location in main memory and the requesting device

S.D.Cal.,2005.

Hewlett-Packard Development Co., L.P. v. Gateway, Inc.

Produced by Sans Paper, LLC.