United States District Court, E.D. Texas, Marshall Division.

OPTI Inc,

Plaintiff.

v.

ADVANCED MICRO DEVICES, INC,

Defendant.

Civil Action No. 2:06-CV-00477 CE

July 17, 2008.

CLAIM CONSTRUCTION ORDER

CHARLES EVERINGHAM IV, United States Magistrate Judge.

This case came before the Court on July 9, 2008 for hearing on all claim construction issues pursuant to the Docket Control Order of November 21, 2007. The Court has reviewed the briefs of the parties and the argument had in open Court. Having carefully considered the parties' positions, the language of the claims in light of the specification and the pertinent portions of the prosecution history, and having evaluated the disputed claim terms in light of the principles of claim construction announced by the Federal Circuit in Phillips v. AWH Corp., 415 F.3d 1303 (Fed.Cir .2005) (*en banc*) and other cases, the Court rules as set forth below as to the claim terms in dispute and enters as its order the claim constructions agreed to by the parties.

U.S. Patent 5,710,906 Claim 1	Term/Element for	Court's	Agreed
	Construction	Construction	Construction
[1.1] A method for transferring a plurality of	"first cache	[AGREED]	the first level of
data units between a bus master and a	memory"		cache memory,
respective plurality of memory locations at			commonly referred
sequential memory location addresses in an			to as L1 cache
address space of a secondary memory, for use			memory.
with a host processing unit and a first cache			
memory which caches memory locations of said	1		
secondary memory for said host processing unit	,		
said first cache memory having a line size of L			
bytes, comprising the steps of:			
	"said first cache	[AGREED]	See "first cache
	memory"		memory"
	"secondary	[AGREED]	memory located
	memory"		logically behind the
			first level cache

			memory, i.e., DRAM memory and, if present, L2 and L3 cache memory.
[1.2] Sequentially transferring data units between said bus master and said secondary memory beginning at a starting memory location address in said secondary memory address space and continuing beyond an L-byte boundary of said secondary memory address space, said sequentially transferred data units including a last data unit before said L-byte boundary and a first data unit beyond said L-byte boundary; and			moving data units between the bus master and the secondary memory in the sequence in which they are stored.
		See "bus master." Limitation 1.1	
[1.3] initiating a next-line inquiry, prior to completion of the transfer of the last data unit before said L-byte boundary, to determine whether an N1'th L-byte line of said secondary memory is cached in a modified state in said first cache memory, said N1'th L-byte line being a line of said secondary memory which includes said first data unit beyond said L-byte boundary.			the next sequential cache line.
	line inquiry to determine whether an N1'th L-byte line of said secondary memory is cached in a modified state in said first cache memory"		initiating a next-line inquiry to determine whether the N1th line of data in the first cache memory is different from the corresponding data in the secondary memory.
	"inquiry"	an operation for determining whether a line of data in the first cache memory is different from the corresponding data in the	

1		1	I I
		secondary	
		memory.	
	"initiating a next-	sending a	
	line inquiry"	command to	
		perform a next-	
		line inquiry.	
	"prior to	[AGREED]	prior to completion
	completion of the		of the transfer of
	transfer of the		the last data unit
	last data unit		before said L-byte
	before said L-		boundary.
	byte boundary"		

U.S. Patent 5,710,906 Claim 7	Term/Element Court's		Agreed
	for	Construction	Construction
	Construction		
[7.1] A method according to claim 1, wherein said bus master is	"said first	[AGREED]	See
a PCI bus master, wherein said first cache memory includes an	cache		Limitation
instruction cache and a data cache, and wherein said host	memory"		1.1.
processing unit and said first cache memory are fabricated on a			
single CPU chip .			

"bus See "bus master"
Limitation

1.1.

Ferm/Element for	Court's	Agreed Construction
Construction	Construction	
concurrently with at	[AGREED]	while at least one of the
east one of the data unit		data units is moving
ransfers in said step of		from the secondary
sequentially transferring"		memory to the bus
		master.
'said step of sequentially	[AGREED]	See Limitation 1.2
ransferring"		"sequentially
		transferring data units
		between said bus
		master and said
		secondary memory"
'next-line"	[AGREED]	See "next-line"
		Limitation 1.3
	Construction concurrently with at east one of the data unit ransfers in said step of equentially transferring" said step of sequentially ransferring"	Construction concurrently with at east one of the data unit ransfers in said step of equentially transferring" said step of sequentially ransferring" [AGREED]

"inquiry" See

See
"inquiry"
Limitation

1.3.

, ,	Term/Element for Construction	Court's Construction	Agreed Construction
[9.1] A method for transferring data between a bus	"first cache	[AGREED]	See Limitation 1.1

master and a plurality of memory locations at respective addresses in an address space of a secondary memory, for use with a host processing unit and a first cache memory which caches memory locations of said secondary memory for said host	memory"		
processing unit, said first cache memory having a line size of L bytes, comprising the steps of:			
	"said first cache memory"	[AGREED]	See Limitation 1.1
	"secondary memory"	[AGREED]	See Limitation 1.1
		See Limitation 1.1.	
[9.2] sequentially transferring at least three data units between said bus master and said secondary memory beginning at a first starting memory location address in said secondary memory address space and continuing sequentially beyond an L-byte boundary of said secondary memory address space; and	" sequentially transferring at least three data units between said bus master and said secondary memory"	[AGREED]	moving at least three data units between the bus master and the secondary memory in the sequence in which they are stored.
		See Limitation 1.1.	
[9.3] prior to completion of the transfer of the first data unit beyond said L-byte boundary, determining whether an N1'th L-byte line of said secondary memory is cached in a modified state in said first cache memory, said N1'th L-byte line being the line of said secondary memory which includes said first data unit beyond said L-byte boundary,	completion of the transfer of the first	[AGREED]	prior to completion of the transfer of the first data unit beyond said L-byte boundary.
	is cached in a modified state in	See Limitation 1.3 "initiating a next-line inquiry to determine whether"	
[9.4] all of said transfers of data units in said step of sequentially transferring, occurring at a constant rate.	"said transfers of data units in said step of sequentially transferring"		See Limitation 9.2 "sequentially transferring at least three data units between said bus master and

said secondary
memory."

"constant rate"

A uniform rate.

TLC D-44 (405 201 CL ' - 52	1au		A 1
U.S. Patent 6,405,291 Claim 73		Court's	Agreed
		Construction	Construction
	Construction		
[73.1] A method for transferring a plurality of data units to a	"cache	[AGREED]	high-speed
bus master from a respective plurality of memory locations	memory"		memory that
at sequential memory location addresses in an address space			stores copies
of a secondary memory, for use with a host processing unit			of portions of
and a cache memory which caches memory locations of said			main memory
secondary memory for said host processing unit, said cache			data. The
memory having a line size of L bytes, and each data unit			cache
having a size equal to the largest size that can be transferred			memory is
to said bus master in parallel, comprising the steps of:			organized into
			multiple lines,
			each having a
			size of L-
			bytes.
	"secondary	[AGREED]	See '906
	memory"	[FIGILED]	Patent,
	incline y		Limitation 1.1
	"bus master"	See '906	
		Patent,	
		Limitation	
		1.1.	
	"said bus	See '906	
		Patent,	
	master	Limitation	
		1.1.	
[73.2] sequentially transferring data units to said bus master	"sequentially	[AGREED]	moving data
from said secondary memory according to a PCI-bus burst	transferring	[AGKEED]	units to the
transaction, beginning at a starting memory location address	data units to		bus master
in said secondary memory address space and continuing	uata units to said bus master		from the
beyond at least first and second L-byte boundaries of said	from said		secondary
secondary memory address space, each L-byte line of said	secondary		memory in
1 0	memory"		the sequence
master; and			in which they
		Can 1007	are stored
	"said bus	See '906	
	master"	Patent,	
		Limitation	
		1.1.	1.1
[73.3] during the transfer of the data units for each entire N'th	0	[AGREED]	while the data
3 3	transfer of the		units for each
only one snoop access of said cache memory, said snoop	data units for		entire N'th L-

accesses each specifying the respective N1'th L-byte line and being initiated early enough such that they can be sampled by said host processing unit prior to completion of the transfer to said bus master of the last data unit in the respective N'th L-byte line,	N'th L-byte line"		byte line are moving to the bus master from the secondary memory
	"the transfer of the data units"	[AGREED]	See Limitation 73.2 "sequentially transferring data units to said bus master from said secondary memory."
	"said cache memory"	[AGREED]	See Limitation 73.1.
	"N1'th L-byte line"	[AGREED]	the next sequential line following line N
	"initiating one and only one snoop access"	[AGREED]	initiating one and only one next-line inquiry. <i>See</i> '906 Patent 1.3 ("initiating a next-line inquiry").
[73.4] wherein said step of transferring comprises the step of transferring to said bus master three sequential data units including the last data unit before said first L-byte boundary and the first data unit beyond said first L-byte line, all at a constant rate,	"said step of transferring"	[AGREED]	See Limitation 73.2 "sequentially transferring data units to said bus master from said secondary memory."
	"constant rate"	See '906 Patent, Limitation 9.4.	
[73.5] and wherein said step of transferring further	"said step of	[AGREED]	See

[73.5] and wherein said step of transferring further

"said step of [AGREED] See

comprises the step of transferring to said bus master three sequential data units including the last data unit before said second L-byte boundary and the first data unit beyond said second L-byte line, all at a constant rate.

transferring"

Limitation 73.2 "sequentially transferring data units to said bus master from said secondary memory."

			incinoi y.
U.S. Patent 6,405,291 Claim 74	Term/Element	Court's	Agreed
	for	Construction	Construction
	Construction		
[74.1] A method according to claim 73, wherein said step of	"said step of	[AGREED]	See
sequentially transferring data units continues further beyond a	sequentially		Limitation
third L-byte boundary of said secondary memory, and wherein	transferring		73.2
said step of transferring further comprises the step of transferring	data units"		"sequentially
three sequential data units including the last data unit before said			transferring
third L-byte boundary and the first data unit beyond said third L-			data units to
byte line, all at a constant rate.			said bus
			master from
			said
			secondary
			memory."
	"said step of	[AGREED]	See
	transferring"		Limitation
			73.2
			"sequentially
			transferring
			data units to
			said bus
			master from
			said
			secondary
			memory."

"constant rate"

Patent, Limitation 9.4.

See '906

U.S. Patent 6,405,291 Claim 88 **Term/Element for Construction** Court's Agreed **Construction Construction** [88.1] **Controller apparatus** for a "cache memory" [AGREED] See computer system which includes a Limitation secondary memory having an address 73.1 space, a **bus master**, a host processing unit and a cache memory which caches memory locations of said secondary

memory for said host processing unit, said cache memory having a line size of L bytes, and each data unit having a size equal to the largest size that can be transferred to said bus master in			
parallel, said controller apparatus comprising circuitry which in a mode			
of operation, in response to a PCI-bus			
burst read transaction initiated by said			
bus master,	" "	[ACDEED]	G 1006
	"secondary memory"	[AGREED]	See '906 Patent, Limitation
			1.1
	"said cache memory"	[AGREED]	See Limitation
		G 100 6	73.1
	"bus master"	See '906	
		Patent,	
		Limitation 1.1.	
	"said bus master"	See '906	
	Salu bus master	Patent,	
		Limitation	
		1.1.	
[88.2] sequentially transfers data	"sequentially transfers data units to	[AGREED]	moving data
units to said bus master from said	said bus master from said secondary		units to the
	memory"		bus master
PCI-bus burst transaction, beginning			from the
at a starting memory location			secondary
address in said secondary memory			memory in
address space and continuing beyond			the sequence
at least first, second and third L-byte			in which they
boundaries of said secondary			are stored
memory address space, each full L-			
byte line of said transaction requiring at least 8 data unit transfers to said			
bus master, a plurality of sequential			
data units bracketing at least said			
first, second and third L-byte			
boundaries being transferred to said			
bus master at a constant rate, said			
constant rate being dependent upon			
the frequency of a PCI-bus clock			
provided to said bus master; and			
	"constant rate"	See '906	
		Patent,	

"initiates one and only one snoop access"	See Limitation 73.3	
"N1'th L-byte line"	[AGREED]	the next sequential line following line N.
memory according to said PCI-bus burst transaction, beginning at a starting memory location address in said secondary memory address space and continuing beyond at least first, second and third L-byte boundaries of said secondary memory address space, each full L-byte line of said transaction requiring at least 8 data unit transfers to said bus master, a plurality of sequential data units bracketing at least said first, second and third L-byte boundaries being transferred to said bus master at a constant rate, said constant rate being dependent upon the frequency of a PCI-bus clock provided to said bus master." "during the transfer of the data units for each entire N'th L-byte line."	construed according to 35 U.S.C. s. 112 para. 6.	See Limitation 73.3 "during the transfer of the data units for each entire N'th L- byte line."
"sequentially transfers data units to	Limitation 9.4 This is not a	

"during the transfer of the data units for each entire N'th L-byte line according to said transaction, initiates one and only one snoop access of said cache memory, said snoop access specifying the respective N1'th L-byte line and being initiated early enough such that it can be sampled by said host processing unit prior to completion of the transfer to said bus master of the last data unit in the respective N'th L-byte line, said snoop accesses being sampled by said host processing unit in accordance with a host clock signal having a frequency that is at least twice said PCI-bus clock

This is not a meansplusfunction element and, therefore, it need not be construed according to 35 U.S.C. s. 112 para. 6.

frequency"

1 J				
U.S. Patent 6,405,291 Claim 89	Term/Element for	Court's	Agreed	
	Construction	Construction	Construction	
89. Apparatus according to claim 88,	"constant rate"	See '906 Patent,		
wherein said circuitry further reads		Limitation 9.4		
data from said secondary memory at				
a constant rate for said plurality of				
sequential data units bracketing at				
least said first, second and third L-				
byte boundaries.				

"reads data from said secondary memory at a constant rate for said plurality of sequential data units bracketing at least said first, second and third L-byte boundaries" This is not a means-plus-function element and, therefore, it need not be construed according to 35 U.S.C. s. 112 para. 6.

E.D.Tex.,2008.

Opti Inc. v. Advanced Micro Devices, Inc.

Produced by Sans Paper, LLC.