United States District Court, S.D. California.

QUALCOMM INCORPORATED, Plaintiff. v. BROADCOM CORPORATION, Defendants. Broadcom Corporation, Counter-Claimant. v. Qualcomm Incorporated, Counter-Defendant.

Civil No. 05CV1392-B(BLM)

June 20, 2006.

Adam Arthur Bier, Christian E. Mammen, Casebeer Madrid and Batchelder, Kevin Kook Tai Leung, Law Office of Kevin Kook Tai Leung, Cupertino, CA, David E. Kleinfeld, Brandon Hays Pace, Heller Ehrman, James T. Hannink, Kathryn Bridget Riley, Randall Evan Kay, Brooke Beros, DLA Piper US, Heidi Maley Gutierrez, Higgs Fletcher and Mack, San Diego, CA, E. Joshua Rosenkranz, Heller Ehrman, Evan R. Chesler, Cravath Swaine and Moore, Richard J. Stark, Cravath Swaine and Moore, Richard S. Taffet, Bingham McCutchen, New York, NY, Nitin Subhedar, Jaideep Venkatesan, Heller Ehrman, Menlo Park, CA, Jason A. Yurasek, Bingham McCutchen, San Francisco, CA, Patrick Taylor Weston, McCutchen Doyle Brown and Enersen, Walnut Creek, CA, William F. Abrams, Bingham McCutchen, East Palo Alto, CA, for Plaintiff/Counter-Defendant.

Alejandro Menchaca, Andrew B. Karp, Brian C. Bianco, Christopher N. George, Consuelo Erwin, George P McAndrews, Gregory C. Schodde, Joseph F. Harding, Lawrence M. Jarvis, Leonard D. Conapinski,
Matthew A. Anderson, Ronald H. Spuhler, Scott P McBride, Stephen F. Sherry, Thomas J. Wimbiscus, Jean Dudek Kuelper, McAndrews Held and Malloy, Chicago, IL, Allen C. Nunnally, Kate Saxton, Daniel M. Esrick, John J. Regan, John S. Rhee, Joseph F. Haag, Louis W. Tompros, Richard W O'Neill, Stephen M. Muller, Vinita Ferrera, Wayne L. Stoner, William F. Lee, Wilmer Cutler Pickering Hale and Dorr, Boston, MA,James Sullivan McNeill, Robert S. Brewer, Jr., McKenna Long and Aldridge, San Diego, CA, James L Quarles, III, William J. Kolasky, Wilmer Cutler Pickering Hale and Dorr, Alina D. Eldred, Mark W. Nelson, Steven J. Kaiser, Cleary Gottleib Steen and Hamilton, Washington, DC, Maria K. Vento, Mark D. Selwyn, Wilmer Cutler Pickering Hale and Dorr, Palo Alto, CA, for Defendants/Counter-Claimant.

CLAIM CONSTRUCTION ORDER FOR UNITED STATES PATENT NUMBER 6,075,807

RUDI M. BREWSTER, Senior Judge.

Pursuant to Markman v. Westview Instruments, Inc., 517 U.S. 370, 116 S.Ct. 1384, 134 L.Ed.2d 577 (1996), on June 5-8, 2006, the Court conducted a Markman hearing concerning the above-titled patent infringement action regarding construction of the disputed claim terms for U.S. Patent Number 6,075,807 ("the '807 patent"). Plaintiff Qualcomm, Inc. was represented by the law firm of Heller Ehrman LLP, and Defendant Broadcom Corp. was represented by the law firm of McAndrews, Held & Malloy, Ltd.

At the Markman hearing, the Court, with the assistance of the parties, analyzed the claim terms in order to prepare jury instructions interpreting the pertinent claims at issue in the '807 patent. Additionally, the Court prepared a case glossary for terms found in the claims and specification for the '807 patent considered to be technical in nature which a jury of laypersons might not understand clearly without a specific definition.

After careful consideration of the parties' arguments and the applicable statutes and case law, the Court **HEREBY CONSTRUES** the claims in dispute for the '807 patent and **ISSUES** the relevant jury instructions as written in Exhibit A, attached hereto. Further, the Court **HEREBY DEFINES** all pertinent technical terms as written in Exhibit B, attached hereto.

IT IS SO ORDERED.

EXHIBIT A FN1

VERBATIM CLAIM	COURT'S CONSTRUCTION
LANGUAGE	
Claim 1	Claim 1
1. A digital matched filter for a	1. A digital matched filter for a CDMA radio system <i>comprises</i> [<i>includes</i>
CDMA radio system comprises:	but is not limited to]:
a digital delay line having a	a digital delay line having a plurality of successive delay stages adapted
plurality of successive delay	to receive a multiple bit digital signal and propagate said digital signal
stages adapted to receive a	therethrough at a fixed rate [a device that moves a multiple bit digital
multiple bit digital signal and	signal through successive storage locations at a fixed rate. The multiple
propagate said digital signal	bit digital signal is delayed by being held in each storage location];
therethrough at a fixed rate;	
a correlator coupled to said	a correlator [device which is capable of comparing two signals to
	determine whether they agree or disagree] coupled [operatively
digital signal to a predefined	connected] to said digital delay line to correlate [compare two signals to
spreading code to provide a	determine whether they agree or disagree] said digital signal to a
plurality of signals indicating	predefined spreading code [a predetermined length sequence of chips that
correspondence between	is used to modulate or 'spread' the signal before it is sent and that is used
individual bits of said digital	to demodulate or despread the signal after it is received] to provide a
signal and respective chips of	<i>plurality</i> [<i>two or more</i>] of signals indicating correspondence between
said spreading code;	individual bits [characters used to represent one of two digits in a system
	having two possible states, e.g., high or low, on or off, one or zero, +1 or
	-1, true or false, etc.] of said digital signal and respective chips of said
	spreading code [the signals corresponding to the individual components
	of the spreading code];

UNITED STATES PATENT NUMBER 6.075.807-CLAIM CHART

a summing device coupled to said a summing device *coupled* to said *correlator* to combine said *plurality* of

correlator to combine said plurality of signals into a summed signal representing a degree of correlation of said digital signal to said spreading code; and	signals into a summed signal representing a degree of <i>correlation</i> [agreement or disagreement] of said digital signal to said spreading code; and
coupled to said summing device	a window control unit operatively coupled to said summing device to enable operation of at least one of said correlator and said summing edevice only during <i>discrete time periods</i> [<i>windows of time</i>] of said summed signal having a high degree of correlation of said digital signal to said spreading code, and disable operation or at least one of said correlator and said summing device between said successive ones of said discrete time periods.
Claim 2	Claim 2
2. The digital matched filter of claim 1, wherein said correlator further comprises a plurality of logic gates each having a first input coupled to a corresponding one of said stages of said digital delay line and a second input coupled to a corresponding bit of said spreading code.	2. The digital matched filter of claim 1, wherein said <i>correlator</i> further <i>comprises</i> a <i>plurality</i> of <i>logic gates</i> [<i>basic electrical building blocks</i> where the state of a logic gate's output is determined by the states of its <i>inputs</i>] each having a first input <i>coupled</i> to a corresponding one of said stages of said <i>digital delay line</i> and a second input <i>coupled</i> to a corresponding <i>bit</i> of said <i>spreading code</i> .
Claim 3	Claim 3
3. The digital matched filter of claim 2, wherein said logic gates further comprise exclusive-OR logic gates.	3. The digital matched filter of claim 2, wherein said <i>logic gates</i> further <i>comprise exclusive-OR logic gates</i> [<i>logic gates whose outputs are true if either of one of its respective inputs, but not both inputs, is true</i>].
Claim 4	Claim 4
4. The digital matched filter of claim 2, wherein said logic gates further comprise CMOS logic gates.	4. The digital matched filter of claim 2, wherein said <i>logic gates</i> further comprise CMOS [<i>a particular class of semiconductor</i>] <i>logic gates</i> .
Claim 5	Claim 5
5. The digital matched filter of claim 1, further comprising a system clock providing a clock signal for said correlator and said summing device, said window control unit providing an	5. The digital matched filter of claim 1, further <i>comprising</i> [<i>including but not limited to</i>] a system clock providing a clock signal for said <i>correlator</i> and said summing device, said window control unit providing an enabling signal to enable said clock signal to reach said <i>correlator</i> and said summing device.

enabling signal to enable said	
clock signal to reach said correlator and said summing	
device.	
Claim 6	Claim 6
6. The digital matched filter of claim 5, further comprising a bit synchronization unit coupled to said window control unit to receive said correlation signal and derive a data signal therefrom, and an AND gate adapted to receive said clock signal and said enabling signal, said AND gate further having an output coupled to clock inputs of said correlator and said bit synchronization unit.	6. The digital matched filter of claim 5, further <i>comprising</i> a <i>bit</i> <i>synchronization unit</i> [<i>a circuit that synchronizes the timing of the digital</i> <i>matched filter to the received. signal</i>] <i>coupled</i> to said window control unit to receive said <i>correlation signal</i> [<i>a signal indicating correlation</i>] and derive a data signal therefrom, and an <i>AND gate</i> [<i>a logic gate whose</i> <i>output is true if and only if all of its inputs are true</i>] adapted to receive said clock signal and said enabling signal, said <i>AND gate</i> further having an output <i>coupled</i> to clock inputs of said <i>correlator</i> and said <i>bit</i> <i>synchronization unit</i> .
Claim 8	Claim 8
8. A digital matched filter for a CDMA radio system comprises:	8. A digital matched filter for a CDMA radio system <i>comprises:</i>
a digital delay line having a plurality of successive delay stages adapted to receive a multiple bit digital signal and propagate said digital signal therethrough at a fixed rate;	a digital delay line having a plurality of successive delay stages adapted to receive a multiple bit digital signal and propagate said digital signal therethrough at a fixed rate;
a correlat[or] coupled to said	a <i>correlat</i> [<i>or</i>] <i>coupled</i> to said <i>digital delay line</i> to <i>correlate</i> said digital signal to a predefined <i>spreading code</i> to provide a <i>plurality</i> of signals indicating correspondence between individual <i>bits</i> of said digital signal and respective <i>chips of said spreading code;</i>
a summing device coupled to said correlator to combine said plurality of signals into a summed signal representing a degree of correlation of said digital signal to said spreading code;	a summing device <i>coupled</i> to said <i>correlator</i> to combine said <i>plurality</i> of signals into a summed signal representing a degree of <i>correlation</i> of said digital signal to said <i>spreading code;</i>
a window control unit operatively coupled to said summing device	a window control unit operatively coupled to said summing device to enable operation of at least one of said correlator and said summing edevice only during <i>discrete time periods</i> of said summed signal having a high degree of correlation of said digital signal to said spreading code,

summing device only during discrete time periods of said summed signal having a high degree of correlation of said digital signal to said spreading code, and disable operation of at least one of said correlator and said summing device between said successive ones of said discrete time periods; and bit synchronization unit coupled to said window control unit to receive said correlation signal and derive a data signal	and disable operation of at least one of said correlator and said summing device between said successive ones of said discrete time periods; and a <i>bit synchronization unit</i> coupled to said window control unit to receive said <i>correlation signal</i> and derive a data signal therefrom.
therefrom.	
Claim 14	Claim 14
_	14. A method for reducing power consumption in a CDMA radio system, <i>comprises:</i>
propagating a received digital signal through a digital delay line having a plurality of successive delay stages; correlating said digital signal to a predefined spreading code to provide a correlation signal reflecting a degree of correlation of said digital signal to said spreading code; deriving a data signal and a clock signal from said correlation signal, said correlation signal comprising discrete time periods which correspond to correlation	<pre>propagating a received digital signal through a digital delay line having a plurality of successive delay stages [moving a digital signal through successive storage locations. The digital values are delayed by being held in each storage location]; correlating said digital signal to a predefined spreading code to provide a correlation signal reflecting a degree of correlation of said digital signal to said spreading code: cderiving a data signal and a clock signal from said correlation signal, said correlation signal comprising discrete time periods which correspond to correlation of said digital signal to said spreading code: action of said correlation signal correlation signal, said performance of said correlating step between said discrete time periods.</pre>
of said digital signal to said spreading code; and disabling performance of said correlating step between said discrete time periods. Claim 15	Claim 15
15. The method of claim 14 further comprising providing a clock signal for performing said correlating step.	15. The method of claim 14 further <i>comprising</i> providing a clock signal for performing said correlating step.
Claim 16	Claim 16
16. The method of claim 15, wherein said disabling step	16. The method of claim 15, wherein said disabling step further <i>comprises</i> providing a signal to disable performance of said step of providing a clock

further comprises providing a signal to disable performance of said step of providing a clock signal.	signal.
Claim 21	Claim 21
	21. The method of claim 14, wherein said disabling step further <i>comprises</i> defining a <i>sampling window</i> [<i>a period of time during which a successful correlation is expected to occur</i>] that encompasses said <i>discrete time periods.</i>

EXHIBIT B

UNITED STATES PATENT NUMBER 6.075.807-GLOSSARY OF TERMS

TERM	DEFINITION
AND gate	a <i>logic gate</i> whose output is true if and only if all of its
	inputs are true
bits	characters used to represent one of two digits in a system
	having two possible states, e.g., high or low, on or off,
	one or zero, +1 or -1, true or false, etc.
bit synchronization unit	a circuit that synchronizes the timing of the <i>digital</i>
	matched filter to the received signal
chips of said spreading code	the signals corresponding to the individual components of
	the spreading code
CMOS	a particular class of semiconductor
comprises	includes but is not limited to
comprising	including but not limited to
correlate	compare two signals to determine whether they agree or
	disagree
correlation	agreement or disagreement
correlation signal	a signal indicating <i>correlation</i>
correlator	device which is capable of comparing two signals to
	determine whether they agree or disagree
coupled	operatively connected
digital delay line	See definition of "digital delay line having a plurality
	of successive delay stages adapted to receive a
	multiple bit digital signal and propagate said digital
	signal therethrough at a fixed rate."
digital delay line having a plurality of	a device that moves a multiple bit digital signal through
successive delay stages adapted to receive a	successive storage locations at a fixed rate. The multiple
multiple bit digital signal and propagate said	bit digital signal is delayed by being held in each storage
digital signal therethrough at a fixed rate	location
discrete time periods	windows of time
exclusive-OR logic gates	logic gates whose outputs are true if either of one of its
	respective inputs, but not both inputs, is true

logic gates	basic electrical building blocks where the state of a logic
	gate's output is determined by the states of its inputs
plurality	two or more
propagating a received digital signal through a	moving a digital signal through successive storage
digital delay line having a plurality of	locations. The digital values are delayed by being held in
successive delay stages	each storage location
sampling window	a period of time during which a successful correlation is
	expected to occur
spreading code	a predetermined length sequence of chips that is used to
	modulate or 'spread' the signal before it is sent and that is
	used to demodulate or despread the signal after it is
	received

FN1. All terms appearing in bold face type and underlined have been construed by the court and appear with their definitions in the glossary in Exhibit B. The definition for each construed term appears in italics after its first use in the patent.

S.D.Cal.,2006. Qualcomm Inc. v. Broadcom Corp.

Produced by Sans Paper, LLC.